

Meridian™ CDC Verification

- Quick Automated Setup, no templates needed
- Includes Structural, Formal and Dynamic Simulation
- Verifies both Structure and Functionality

Download FREE White Paper Now

# Chip Design

Tools, Technologies & Methodologies

Affiliate Sponsors


 Go

- Home
- News
- RSS
- Design Centers
- Blogs
- Newsletters
- iDesign
- Resource Center
- Trends
- Print Issue
- Career

Chip Design

Video Library

Click To View

**BLOGS**

Fahrvergnügen

Can ASIC verification be fun?

The German word Fahrvergnügen directly translated means "the joy of driving", and anybody who has ever driven a...

Taken For Granted

Come and be embedded!

This post is a shameless plug for ESWeek 2008 in Atlanta, Georgia, October 19-24. ESWeek stands for "Embedded Systems..."

Verification Vertigo

Bye bye Cadence

Last week it was CDNlive down in San Jose, the Cadence captive conference where they showcase all of their new and exciting...

EDA Thoughts

Live Chat for EDA?

I just read an article on EE Times from Dell about their new Hybrid PC, so I clicked the link and visited the

• ARTICLE

[\[ Printer Friendly \]](#)

## IP Biz Model Shifts

By Ed Sperling, Contributing Editor

**Virage Logic** uncorked deals with **Chartered Semiconductor** and **IBM** to provide custom IP development for select customers, addressing a problem at the most advanced process nodes where both the IP and the process need tweaking.

The deal, which was inked with two of the three primary members of the Common Platform (Samsung is the third member), reflects a growing realization that off-the-shelf IP can contribute to yield problems at the bleeding edge of technology. Both IP and processes need to be developed before production can begin at new process nodes, but verifying the IP, integrating it with other IP and stabilizing the process all take time.

Brani Buric, vice president of marketing and strategic partnerships at Virage, noted that while the number of customers creating new chips has dropped significantly, the chips being produced at advanced process nodes is stable.

"The number of customers times the number of wafers is constant," Buric said. That means a select number of very large customers, which require the most advanced processes and new IP to get their chips to market first.

Jim Wawrzyniak, an analyst at Semico Research, said the trend is for foundries to collaborate more closely with IP vendors when rolling out the new processes. "There is a fair amount of work that goes into understanding a process for which you are writing IP," he said. "What's interesting is that when they were doing 45nm, IP vendors had to spend a lot more time understanding the process than at previous processes. You can speculate it's going to be at least as bad for 32nm and 22nm."

Wawrzyniak added that for complex SoCs, if IP isn't ready for production then work on the chip is pretty much stopped. "You're going to see more relationships like this forming between foundries and IP vendors," he said. "And it's not just going to be foundries. As large IDMs turn more and more to IP instead of creating their own, they're going to have to do the same."

## PLL and DLL Hard Macros

VISIT THE SYSTEM-LEVEL DESIGN ONLINE COMMUNITY

## System-Level Design

COMMUNITY

This brand new online community is the destination for embedded system design, verification and debugging of system-on-chip (SoC) designs.

Site includes news, articles, white papers, videos, blogs, polls, ask the expert and other valuable resources provided in an advertising-free environment. [VISIT TODAY!](#)

Sponsored by:

DESIGN CENTERS

- |   |  |
|---|--|
| <ul style="list-style-type: none"> <li><a href="#">Chips - ASIC and ASSP</a></li> <li><a href="#">Low Power</a></li> <li><a href="#">IP Design, Verification, Integration</a></li> <li><a href="#">DFM-DFY-Verification</a></li> <li><a href="#">Electronic System Level (ESL)</a></li> <li><a href="#">SOC Interfaces</a></li> </ul> | <ul style="list-style-type: none"> <li><a href="#">Memory</a></li> <li><a href="#">Programmable Logic</a></li> <li><a href="#">Analog/Mixed Signal</a></li> <li><a href="#">Chip-Package-Board</a></li> <li><a href="#">Emerging Technologies</a></li> </ul> |
|---|--|

TECHNICAL PAPERS

x

ZeBu™: A Unified Verification Approach for Hardware Designers and Embedded Software Developers



Hybrid site...

## POLL

Where will the device design growth be in ten years?

- Multicore
- Programmable
- Wireless
- Low-Power
- IP
- New Technology

[View Results](#)



## NEWSLETTERS

 <a href="#">Chip Designer</a>	 <a href="#">Wireless Chip Designer</a>	 <a href="#">FPGA Developer</a>	 <a href="#">IP Designer &amp; Integrator</a>
--	---	---	---

[SUBSCRIBE NOW](#)

## IP SEARCH

**ChipEstimate.com**

Find detailed information about thousands of commercially available IP blocks from more than 230 suppliers

## RESOURCE CATALOGS AND GUIDES

- [Chip Design Resource Catalog](#)
- [Chip Design Buyers' Guide](#)
- [Interoperability Guides](#)
  - [Cadence and Third-Party Solutions Guide](#)
  - [Mentor Graphics Questa Vanguard Program](#)
  - [OCP IP Member Guide](#)
  - [Synopsys Interoperability Guide](#)
- [IP Solutions Resource Catalog](#)
- [Valuable Resources](#)
  - [AdvancedTCA](#)
  - [DSP](#)
  - [MIPS® Embedded Resource Catalog](#)
  - [Multicore](#)
  - [PCI Express](#)
- [Visit Dot.Org](#)
  - [\[Dot.org\] The Second Commandment for Effective Standards](#)
  - [\[DOT.ORG\] Margin Myopia Blurs Chip Supply-Chain Future](#)
  - [\[Dot.org\] Debug Grows Increasingly Critical](#)

[Click here for more...](#)



**eSilicon**  
Enabling Your  
Silicon Success™



**Communications  
Market**

- XFI, XAU
- 10GBase-CX4, KX4
- CEI-6G

**Storage and  
Computing Markets**

- 10G Serial Fibre Channel
- 1G-8G Fibre Channel (single SerDes)
- 2.5G & 5G PCI-Express

**FIND OUT MORE**  
*click here*

**MORE ABOUT OUR IP**  
*click here*

COMMENTARY

- [Chip Design EIC to Moderate Green Power Panel](#)
- [Atom is Just the Beginning](#)
- [It's the End of the World as we know it!](#)
- [\[Editor's Note\] Synopsys and the Power of Programmability](#)

[More commentary...](#)

## Device Modeling With C++

A Single Line of Code To Add A Processor or Device

[www.sankhya.com/](http://www.sankhya.com/)

Ads by Google

**Real Intent Meridian™ CDC Verification**

- Quick Automated Setup, no templates needed
- Includes Structural, Formal and Dynamic Simulation
- Verifies both Structure and Functionality

**Download FREE White Paper Now**

Meridian™ CDC Verification

[HOME](#) | [ABOUT](#) | [SUBSCRIBE](#) | [ADVERTISE](#) | [CONTACT US](#) | [PRIVACY STATEMENT](#)

All materials on this site Copyright © 2008 Extension Media LLC. All rights reserved.